Abstract: This paper presents a new parametric fault detection approach for analogue circuits based on the digital signature analysis. This approach has two main parts, an analogue test pattern generator (ATPG), and an analogue test response compactor (ATRC). The proper ATPG is designed to sweep the applying sinusoidal frequencies to match the frequency domain of the analogue circuit under test (ACUT). The output test response of the ACUT is acquired via the analogue-to-digital converter (ADC). The ATRC accumulates digital samples of the output response from the ADC to generate a digital signature that can characterize the situation of the ACUT. The signature comparison is achieved based on signature boundaries and the worst-case analysis. In addition, the signature curve for each component variations in the ACUT is presented. It combines effective parameters of the transfer function of the ACUT with respect to the component variations. These parameters are the band-width and the passband transmission. In this paper, the hardware implementation is achieved using the field programmable gate array (FPGA) technology as the digital part and the analogue part that includes the data conversion. The digital test controller is designed to enable the proper control and synchronization of the analogue test cycle for stable digital signature generation. The presented testing approach is applied to the ACUT in the range of biomedical applications to validate it. Based on the presented hardware implementation, the signature curve for each component of the ACUT is derived for the ACUT judgment.
Introduction
Automatic testing techniques play a great role in industrial applications. They are considered as standard way for detecting faults in digital and analogue electronic systems. Researchers are concentrated their major attention to the automatic testing of the digital systems [1] [2] [3] [4] [5] [6] [7] [8] [9] . However, in most cases the digital system exists within an analogue enclosure system. This analogue part of the mixed-signal system requires to be tested for increasing the system performance. Testing applications of analogue circuits are still in research phase. In general, the most challenge of fault detection of the analogue circuits is to unify test procedures to properly generate test signals that are capable of stimulating faults, and to compact the test response for fault detection [10] . The analogue testing has to fit the specifications of the the analogue circuit under test (ACUT) [11] . In addition, the modeling of hardware defects of the ACUT and the usage of these models for developing and improving test signals is considered another analogue testing challenge.
The manufacturing defects may have two types of permanent faults, namely catastrophic (hard) or parametric (soft) faults [12] . A catastrophic fault is one in which discrete component of a circuit is destroyed (e.g. short circuit, open circuit as well as topological change). With parametric fault, the component is still functioning but out of nominal tolerance band (out of specification). Figure 1 depicts the classification of analogue circuit faults. The range of the acceptance for the good ACUT, and the non-acceptance are illustrated for ± 5 %. Comprehensive researches have been conducted on analogue testing issues. Faults in an analogue circuit may occur due to a catastrophic fault model, considered easily to test. In the parametric fault model, it is hard to test, and its effect is represented by means of the change in circuit output signals.
Fig. 1. Classification of analogue circuit faults.
The testing of digital and analogue circuits for correct operation after manufacturing is an important issue. It is how to apply the proper test patterns to the PCB, to analyze the test response, and to locate faulty components. The automatic test equipment (ATE) architecture achieves this objective and is considered a standard way for detecting faults in digital and analogue electronic systems. Researchers are concentrated their major attention to test digital systems since two decades. However, in most cases, the digital systems exist within an analogue enclosure system. This analogue portion of the mixed-signal system requires to be tested for increasing the system performance. In general, the most challenge of fault detection of analogue circuits is to unify test procedures to properly generate test signals that are capable of stimulating faults, and to compact the test response for fault detection [13] . The analogue testing has to fit the specifications of the analogue circuit under test (ACUT).
Several testing techniques for analogue circuits are attempted. Some testing approaches aim to test analogue circuits based on approximated impulse and step test signals [14] [15] [16] [17] [18] [19] [20] . The limitation of these approaches is the requirements generation of the ideal impulse. Therefore, an approximation of large-amplitude and narrow-duration is performed. As an impulse signal is shortened, its amplitude must be increased, and this may overload the ACUT. The shape and scale of the frequency spectrum of an impulse response or a step response is fixed. In other word, the power cannot be concentrated to any arbitrary frequency bands, which is not useful to target specific faults. In addition, impulse and step responses can characterize only linear system, which limits their applicability. The other testing approaches aim to test analogue circuits based on the input binary sequence [21] [22] [23] . They require extra hardware for stimulus generation and extra hardware at the output for analogue test response analysis (e.g. ADC or cross-correlators). Binary sequence (Square wave) has fixed frequency spectrum shape depending on the clock frequency. Its frequency spectrum follows the shape of the (sin(x)/x) function and includes only the odd harmonics. The binary signals (Impulse, step, square wave and binary sequence) cannot have more power at any arbitrary frequency bands. Thus, they cannot effectively excite the ACUT at pre-specified parts of the frequency spectrum.
Another testing approach aims to test analogue components in mixed-signal circuits, based on oscillation-based BIST (OBIST) methodology [24] . The limitations with that approach are that the catastrophic faults are considered only. The Multi-Detect test method for test Paper: ASAT-16-010-CE 3 generation is another test approach to identify a set of sinusoids. It forms the test set that maximizes the difference between the responses of the good and faulty ACUT [25] . A faulty circuit is detected from a deviation of its oscillation parameters. The detection circuitry is provided by a single reference value as a reference input to the response comparator instead of multiple reference values for all faults in an ACUT. The limitations of that approach are the problem of finding the minimum detectability threshold between good and faulty circuits for detecting a fault. Estimating the detectability threshold for a given fault is affected by increased number of components, tolerances associated with each component, evaluation of the complex equations, and measurement accuracy of the response analysis circuit (i.e., comparator circuit). Therefore, this approach became too expensive in terms of computation time. Any attempt to reduce the computation time by using simple design models may result in inaccurate detectability threshold value. The testing approaches, based on wavelet filters to analyze and compress signatures [26] [27] , depend on acquiring the ACUT output response, and processing this response via an array of filters, each operates within a defined band, followed by a signature generator and comparison module for each band. The limitation of that approach is not using the multi-tone test input. Since a single frequency component is not effective in detecting faults.
From the most collected published testing approaches of analogue circuits, the practical implementation of the analogue testing focused on the detection of the catastrophic faults in the ACUT, but it has a shortage of the testing application of parametric faults in the ACUT. The main motivate is to build an efficient analogue testing scheme including the multi-test pattern generation capabilities (ATPG) to match the ACUT, the ATRC to characterize the ACUT based on inserted faults and component tolerances. The main objective of this paper is to design, and implement the parametric fault detection approach for analogue circuits. The proper ATPG is designed to sweep the applying sinusoidal frequencies to match the frequency domain of the ACUT and then is acquiring the output test response, via the ADC. The analogue test response compactor (ATRC) acquires and then compacts digital samples of the output response to generate a digital signature that characterize the situation of the ACUT. The signature comparison is achieved based on the pre-calculated signature boundaries, calculated based on the worst-case analysis of both the minimum and the maximum of the output analogue response of the ACUT using PSpice circuit simulator. In this paper, the presented testing approach achieves the concept of the signature curve generation for each component of the ACUT. Based on this curve, the relation between the digital signatures and the component variations of the ACUT is presented. The signature curve combines the effects of both the band-with (BW) and the passband transmission (A max ) in the amplitude response of the ACUT with respect to the component variations of the ACUT. In the hardware testing architecture, the proper digital test stimulus, applied to the DAC, is used to generate the ATPG that sweeps its frequency to match the ACUT. The test response from the ACUT is acquired through the ADC, and then is compacted to generate a digital signature from the ATRC. The performance evaluation is achieved by the frequency sweep to stimulate parametric hardware faults of ACUTs, and the signature curve of each components of the ACUT is deduced from the real hardware system. In addition, the test controller enables the control and synchronizing of the analogue test cycle. The presented hardware testing architecture is applied to the practical implementation of the ACUT, selected from the standard analogue benchmark circuits [28] . The presented ACUT, utilizing in this paper, is concerning to the frequency range of biomedical applications.
Bio-potential signals mostly arise from natural physiological processes, such as potentials of the muscular tissues (electro-myogram -EMG), brain potential (electro-encephalogram -EEG), cardiac potentials (ECG -electro-cardiogram), potentials of the ocular tissue (EOGelectro-oculogram), blood pressure signals, and respiratory signals, etc. These signals are Paper: ASAT-16-010-CE 4 interfaced to the real world in the analogue nature using analogue amplifiers and analogue filters [29] [30] . The frequency ranges of bio-potential signals are illustrated in Table 1 . This paper starts with the introduction summary of the new analogue testing approach. The second section is concerned with the design of the presented analogue testing approach. The third section will focus on the PSpice circuit model simulation of the ACUT and the parametric fault analysis of the selected ACUT as the case study. The fourth section is concerned with the implementation of the new analog testing approach. Finally, experimental results and conclusions are presented.
Design of the New Analogue Testing Approach
The objective of the presented analogue testing approach is to design the proper ATPG (stimulus) for stimulating the highest possible proportion of all hardware faults, and to design the proper ATRC that can detect the stimulated faults. The main block diagram of the analogue testing architecture, presented in this paper, is shown in Figure 2 . This testing architecture is suitable in the external testing approach. The ATRC consists of three submodules; the rectifier, the ADC, and the test response compactor (TRC). The rectifier is designed to rectify the negative analogue signal to positive one in the case of the bipolar analogue signals. The ADC is used to convert the analogue signal of the output response of the ACUT into the digital samples. The TRC, composed of the double-precision accumulator, accumulates and compacts the generated samples to produce a digital signature. Most of faults in analogue circuits can affect the frequency response of the ACUT. Therefore, in this architecture, the proper ATPG is designed to sweep the applying sinusoidal frequencies that provide a stimulation to detect faults in a wide range of analogue circuits. The frequency sweep in the sinusoidal waveform can exercise the frequency response of the ACUT. The existence of faults can affect the frequency response of the ACUT, and change the output waveform of the ACUT. Therefore, the change of the generated digital signature from the ATRC will be significant. The transfer function coefficient variations of the ACUT will prevent an exact output response sequence. Unique digital signature cannot be obtained for the fault-free ACUT. Therefore, in this paper, the ATRC function is an accumulator that sums the sample magnitude of the absolute analogue output response. This facilitates the determination of a range of good digital signatures to account for acceptable changes in the output response due to component variations of the transfer function coefficient of the ACUT.
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The analogue output response is generated from the circuit model of the ACUT to verify the effectiveness of this presented analogue testing approach. 
Analogue test pattern generator
The frequency change of the input signal, applied to the ACUT, controls the amplitude response of the output response. The rate of the frequency sweep is not a constant, but it may vary with each new generated cycle of the ATPG. In this section, the sweep sinusoidal frequency extraction procedure is used to affect the amplitude response of the ACUT and consequently affect the output response of the ACUT through its time domain I/O relation. Figure 3 illustrates the simulation model of the ATPG in this analogue testing architecture [31] . It is the modeling of voltage controlled oscillators (VCOs) using PSpice circuit simulator. It consists of two parts; the Sin Source Model, and the Integrator Model. A simple form of the VCO is obtained by starting with the time domain function for a sinusoidal source model (sin( (2π × fc × time) + phi)). In this example, 2π, fc and phi are all constant global parameters. The single frequency source can be turned into a VCO by making phi a function of a controlling voltage instead of a constant. y(t) = sin (2π fct+φ(t)). The instantaneous frequency is given by the time derivative of total phase: 2πfinst = 2π fc + φ′(t). The relationship between the frequency deviation fd = finst -2π fd(t) dt. For a linear VCO, we want fd to be proportional to the controlling voltage vctrl, therefore: φ (t) = 2π k1∫vctrl(t) dt, where k1 is in Hertz/volt. Using PSpice circuit simulator [7] , the integrator can be modeled as a controlled current source plus a capacitor. The varying phase term is added into the controlled voltage (Sine) source. 
Full rectifier circuit and Analogue-to-digital converter
According to Figure 2 , the output signal of the ATPG model is applied to the ACUT whose output signal is applied to either the full rectifier circuit or the ADC. The output waveform of the rectifier stage produces unified signal waveform in the positive polarities. Figure 4 shows the timing diagram of the output signal of the ACUT and the output signal of the rectifier.
The ADC is the main part of data acquisition systems. To process applied signals, the sample and hold (S/H) process and data conversion are required. Figure 5 shows the 8-bit ADC model. The control signal S/H is generated to place the input analogue signal ADC_In in the sample mode and the hold mode, and the control signal RESET is generated to start the data conversion cycle. The proper data conversion is to sample the analogue signal in the sample mode, and holds the signal constant during the hold mode. The timing is adjusted so that the encoder performs the conversion during the hold time. The control signal S/H clocks the ADC and the input analogue signal ADC_In is converted. Once a conversion cycle is started, it cannot be stopped or restarted until the data conversion cycle is complete and the data is available from the binary output, A [8:1] . The binary data output of the ADC is applied to the test response compactor (TRC) stage. 
Test response compactor
In traditional testing approaches of digital circuits, the good circuit is tested by a digital signature, generated from the linear feedback shift register (LFSR) [3, 5] . In addition, the single-shot circuit is tested by generating a digital signature based on the measurement of the time duration that expresses the proper functionality of the single-shot circuits [7] . In analogue circuits, the test response (TRC) function is design to generate a digital signature based on accumulation weighting sums of the sample magnitude of the analogue output response. These samples are generated from the ADC, and the required digital signature is generated from TRC by accumulating those samples. These samples are based on the analogue output response of the ACUT and the applied signal generated from ATPG. The schematic diagram of the TRC module, shown in Figure 6 , is responsible for simulating the TRC scheme in the presented analogue testing. The generated signature from the TRC module can represent the analogue output response of the ACUT in the criteria of the ACUT judgment. The TRC module has two main modules; 64-bit adder, and 64-bit register. The 64-bit adder is represented by module, ADDER_64, and the 64-bit register is represented by module REG_64. The adder accepts sample outputs of the ADC (A [8:1] ) and outputs of the REG_64 (Q[64:1]), and produces the sum of them. The input clock of the 64-bit register is the gated clock inside the test gate. After one clock shift, the sum Q[64:1] is generated. The test gate is controlled for proper signature generation. The control signal RESET is the signal that clears the REG_64 in the beginning of each test gate WINDOW. The TRC generates a digital signature after the test gate WINDOW is closed. 
PSpice circuit model simulation of the ACUT
The modeling of ACUT transfer function is the main step to predict the output response of the ACUT. Analogue circuit differs by their characteristics and parameters that control its analogue response. These parameters have a great role in the process of predicting the faultfree output analogue response and accordingly improve the process of detecting different ACUT faults. The ACUT model selected from a group of standard analogue circuits called benchmark circuits [29] . Each benchmark circuit could be modeled through its transfer function in the frequency domain that requires a specified input sinusoidal signal swept in frequency.
The developed approach is verified and validated the decision for the ACUT in two major phases. The first phase is for a golden fault-free ACUT and the second phase is for predefined faults in the same ACUT. The presented testing approach determines each ACUT status in both cases based on the generated digital signature. The signature comparison is achieved based on the pre-calculated signature boundaries in the first phase. Signature boundaries are calculated from the analogue output response of the simulated ACUT model using the PSpice circuit simulator and based on the worst-case analysis of both the minimum and the maximum of the output analogue response of the ACUT. This boundary calculation considers the tolerances of ACUT components that affect the transfer function of the ACUT. If the calculated signature in the second phase lies within the pre-calculated signature boundaries, it judged as a fault-free ACUT, otherwise it judged as a faulty one.
One of the benchmark circuits as an ACUT is selected. It is low pass filter (LPF) in the frequency range of the biomedical circuits. The schematic diagram of the selected LPF is shown in Fig. 8 . By a simple analysis, it is clarified that its transfer function (TF) and its transfer function coefficients are as follow: The worst-case analysis is used to find the worst-case probable output of an analogue circuit, given the circuit description, and the restricted parameter tolerances. It is the upper or lowest possible collating function relative to the nominal run. PSpice circuit simulator allows tolerances to be set on any number of the parameters that characterize a model. Models can be defined for nearly all primitive analogue circuit components (resistors, capacitors, semiconductor devices, etc). PSpice reads the standard model parameter tolerance, and uses the nominal, minimum, and maximum probable values. For instance, if the values of R1, R2, R3, C1, C2, and C3 in the case of LPF can vary by ±5%, ±10%, or ±20%, then the worst-case analysis will attempt to find the combination of possible resistor values and capacitor values which result in the worst simulated output. For the worst-case analysis, each component value is taken from its nominal as allowed by its tolerance, in the direction which should cause the collating function to be its worst (given by the upper or lowest specification). A summary of that analysis is illustrated in Table 2 that shows the percent change corresponding to each component. For example, R1 equals 1.05 of nominal value for the lowest bound and equals 0.95 of nominal value for the upper bound. It indicates that resistor value increases (I) by +5% for the lower bound, and decreases (D) by -5% for the upper bound. In addition, Table 3 illustrates the signature boundaries in hexadecimal format, and the nominal and worst-case component values based on the worst-case analysis. For example, S L equals 2C7DC3 for the lowest signature bound and S U equals 32ED2B for the upper signature bound according to the listed component values and ±5% component tolerance in Table 3 . In this case, the output signal frequency sweeps from 1.2 Hz to 1.5 kHz according to Figure 3 . In this section, component variations will sweep from very small value (or short circuit (SC) in the case of impedances), ±10%, ±20%, ±50% …, until very large value (or open circuit (OC) in the case of impedances). Therefore, the effect of component variations on the LPF output response is achieved, and consequently the relation between generated digital signatures with respect to component variations is required to be stated and analyzed. The derived curve is called the signature curve. The requirement of the signature curve combines the effect of the A max and the F c in one curve that illustrates the ACUT status. The analysis of the output response based on the amplitude response of the LPF is done using the PSpice circuit simulator (AC Analysis). The amplitude response of the LPF based on each resistor variation (Ra, Rb, Rc) and each capacitor variation (Ca, Cb, Cc) is presented. The resistor variation is achieved from 1Ω (SC) to 1MΩ (OC), and the capacitor variation is achieve from 1 pF (very small value) to 1 mF (very large value). The F c values, the A max values, and the corresponding digital signatures in the hexadecimal form and the decimal form with respect to each component variations of the LPF are illustrated in Table 4 . Discussion and comments Figure 9 illustrates the signatures with respect to Ra, Rb, and Rc variations, called the signature curve of Ra, Rb, and Rc, and Figure 10 illustrates the signatures with respect to Ca, Cb, and Cc variations, called the signature curve of Ca, Cb, and Cc. From Table 4 , Figure 9 , and Figure 10 , we can conclude the following comments. During Ra, Rb, and Rc variations, the variation of A max is nearly unity gain. The signature curves of Ra, Rb, and Rc clearly have the same corresponding variations of F c . In these cases, the signature curves are affected with the F c , while it is not affected with the A max .
During Ca variation from 1 μF to 1 mF, the variation of A max is largely decreasing and has unity gain from 1 pF to 1 μF. In addition, the signature curve of Ca clearly has the same variation of F c where the signature variation is slightly small from the 1 pF to 1 µF, and largely decreasing from 1 µF to 1 mF. In this case, the signature curve, illustrated in Figure  10 , is affected with the F c , while it is not affected with the A max . When the value of F c is large, the bandwidth of the LPF is also large, and consequently the number of generated samples and their accumulation are large.
Fig. 9. Signature curves of all resistors in LPF.

Fig. 10. Signature curves of all capacitors in LPF.
During Cb variation from 1 μF to 1 mF, the variation of A max is largely increasing and has no change from 1 pF to 1 μF. The signature curve nearly has the same variation of F c where the signature variation is slightly small from the 1 pF to 100 nF, and largely decreasing from 100 nF to 1 mF. During Cb variation from 1 pF to 100 nF, the variation of A max is nearly unity gain. Therefore, the signatures are affected by the F c . When the values of F c are large with unity gain of the A max , the number of generated samples and their accumulation are large, illustrated in Figure 10 . During Cb variation from 100 nF to 1 µF, the variation of A max is slowly increasing, and in the same time the variation of F c is largely decreasing. Therefore, the signature variation is largely decreasing. During Cb variation from 1 µF to 0.1 mF, the variation of A max is largely increasing, and in the same time the variation of F c is gradually decreasing. Therefore, the signature variation is gradually decreasing, illustrated in Fig. 10 . During Cb variation from 0.1 mF to 1 mF, the variation of A max is largely decreasing, and in the same time the variation in F c is slowly decreasing. Therefore, the signature variation is slowly decreasing. Finally, the signature curve of Cb is affected with the F c , while it is not affected with the A max .
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The amplitude response of the LPF based on the capacitance C3 (Cc) variation from 1 pF to 1 mF and through the nominal value of Cc (10 nF) is illustrated in Figure 11 . The relation of the F c and the A max with respect to the Cc variation is presented in Table 4 . During Cc variation from 1 pF to 1 mF, the variation of A max is small above the unity gain and nearly has unity gain for all values except for Cc = 1 mF, the A max = 0.089 V/V. The signature curve will be affected with the variation of F c . During Cc variation, the variation of F c is increasing from 1 pF to 10 pF, then is decreasing from 10 pF to 100 pF and then is increasing from 100 pF to 1 nF. But, the signature variation in the signature curve is nearly constant during Cc variation from 1 pF to 100 pF. The reason is that the output signal frequency sweeps from 1.2 Hz to 1.5 kHz according to Figure 3 . Therefore, the output response of the LPF is not affected by presented overshoot after cut-off frequency 1.5 kHz during Cc variation from 1 pF to 100 pF. During Cc variation from 100 pF to 1 nF, the variation of F c is largely increasing. Therefore, the signature variation is increasing, illustrated in Figure 10 . During Cc variation from 1 nF to 0.1 µF, the variation of F c is largely decreasing. Therefore, the signature variation is decreasing. During Cc variation from 0.1 µF to 1 mF, the variation of F c is tiny decreasing. Therefore, the signature variation is slowly decreasing. 
The implementation of the presented analogue testing approach
Direct hardware mapping of the analogue testing approach needs some modifications to obtain the practical hardware realization. This section presents the practical design and implementation of the presented digital testing of analogue circuits to detect parametric faults. The main testing block diagram and its implementation architecture are illustrated in Figure  12 . This testing architecture has two main parts. The first part is the FPGA digital part, and the second one is the analogue part including the DAC, the analog conditioning, the full wave rectifier, and the ADC. The concept of the design is to use an economical FPGA chip (Spartan3-200kgate) as the digital part to generate and receive required digital signals of the presented testing architecture. The ATPG of the FPGA digital part generates the required digital samples of the sinusoidal signal. By using variable clock period to those samples, the complete sinusoidal cycle are properly generated and swept in the required frequency domain. These samples are applied to the DAC and the analogue conditioning circuit in the analogue part to produce the required analogue test signal for ACUT. This analogue signal is considered the stimulus of the ACUT, and the sweep in the frequency is properly selected to match the frequency domain of the ACUT and to stimulate the faults of the ACUT.
The output of the ACUT that is the most sensitive to the input test signal is applied to the full wave rectifier with the DC bias adjustment to make the analogue output signal of the ACUT above the zero volt. After that the rectified analogue signal is converted into digital samples during the reading process by the ADC. The ADC represents the analog part of the ATRC, and receives the start of the conversion (SOC) control signal from the FPGA digital part. After digital samples are ready to send to the FPGA digital part, the ADC generates the end of conversion (EOC) control signal to the FPGA digital part. Digital samples, generated from the ADC, are accumulated by the ATRC in the FPGA digital part, and the result of that accumulation process is divided by the number of the extracted samples during the test window to produce the quotient and the residue. The residue is ignored and the quotient is considered as a digital signature for the analogue waveform of the ACUT. The controller controls the proper timing of the analogue test cycle. During the generation of the test window, analogue test generation, the sample extraction, and signature generation are properly synchronized to provide the stability of the generated quotient (digital signature) and correctly make the ACUT judgment. The accumulation process is synchronously executed sample by sample during the testing cycle process.
The presented testing approach introduces the concept of the signature curve generation for each component of the LPF. Based on this curve, the relation between the digital signatures and the component variations of the LPF is presented. In this section, the practical implementation of the analogue testing is focused on the detection of parametric faults in the ACUT, and the signature curve of each components of the ACUT is deduced from the real hardware system. The schematic diagram of the FPGA digital part will be shown in Figure  13 . It consists of three sections: (1) control section for timing control and synchronization, (2) analogue test pattern generator section, and (3) analogue test response compactor section for sample accumulation and signature generation. The control section in Figure 13 has two modules; CLK_CTL, and PD_CLK8. The module CLK_CTL is used to generate all required control signals for proper analogue test cycle. The objective of the control section is to control the full test gate that the frequency sweeps. Figure  14 shows the main control signals of the FPGA design of the complete analog test cycle. The module PD_CLK8 is the programmable test clock. The main control signals, generated from the control section, control both the analogue test pattern generator section and the Analogue Test Response Compactor section. The control section performs several control operations. It controls the gate and sub-gate generation, the test gate selection, the enable of the test cycle, and the selection of the single-shot or free-running of the test window cycle. It generates all test windows required to generate the full analogue test cycle and for the test sub-gate of the sweep frequency of the ATPG. It generates the following control signals; TEST_GATE, IC_LOAD, and PGATE. Control signal, TEST_GATE, is the test window to enable the analogue test cycle. It is asserted at the falling edge of clock, CLK_D, at the start and the end of the analogue test cycle. Control signal, IC_LOAD, is used once at the start of the analogue test cycle to set all memory cells to initial state. Control signal, PGATE, is used as clock-enable (CE) for clock CLK_D of the programmable counter. The programmable clock that changes the frequency during the frequency sweep is properly design and implemented. The control signal PGATE is used to generate the frequency frame pulse for each sub-gate window that enables the CLK_D to increment programmable counter in module CLK_CTL. The PGATE is considered the start of each frequency frame during the frequency sweep in the test window. The value of the bus PO(10:0) is called frequency frame number. PO(10:0) is used to assign the programmable code for DIV_OUT that is the output control signal to enable the clock of the ATPG module. In the frequency frame number (001h), the period of DIV_OUT is 20 μs. Figure 14 illustrates the last frequency frame number (768h) during the test gate whose corresponding period 18960 µs. The second module, PD_CLK8, of the control section is the programmable test clock of the internal board clock (50 MHz). This cell divides the clock board CLK into another clock CLK_1MHz of the required testing operation, 1 MHz, and then from clock CLK_1MHz to clock CLK_DIV (clock TCK in Figure 13 ). This module receives the following signals; CLK, CLR, Enable, and PC(7:0). Control signal Enable enables this module to active high during the testing operation. Control bus PC(7:0) is used to generate the required clock, CLK_DIV. Table 5 illustrates the setting of the PC(7:0) and the corresponding frequency values of the CLK_DIV of the module PD_CLK8. For example, when the period of the CLK_DIV is 10 μs for frequency 100 kHz, the PC(7:0) is set to "11110110".
The analog test pattern generator section has one main block ATPG, illustrated in Figure 13 , to generate the sinusoidal waveform swept in frequency. The ATPG consists of SINE generator core, and 8-bit binary counter. Module ATPG accepts the control signals; CLK_EN, CLK, TEST_GATE, DC_BIAS, IC_LOAD, and CLR, and produces sample outputs (SINE B1_SIN_O(7:0)), and the start of the conversion (SOC). In addition, the gated clock GCLK is applied to the analogue test response compactor, discussed later. The SINE core that computes sin(θ) accepts an unsigned input value THETA(5:0) from the 8-bit binary counter cell. The output sample values of the full wave 360-degree output sine wave, expressed as fractional fixed-point. The use of properly selected bit-widths can provide high quality and efficiently utilize the available hardware overhead area. In this design, the width of the THETA input and the width of the SINE output are 6-bit; therefore, the complete cycle of the sinusoidal signal consumes 64 samples. The SINE output samples is converted to signal bus B1_SIN_O (7:0) to add the DC component DC_BIAS(7:0) to produce B1_SIN_O(7:0). Control signals, generated from the CONTROL section, generates the following control signals; DIV_OUT, TEST_GATE, IC_LOAD, PGATE, and TCLK. Control signal, DIV_OUT, is applied to drive the input signal CLK_EN for module ATPG. It is used as enable of the clock of 8-bit binary counter. This counter is asserted at the rising edge trigger of TCLK and the control signal, DIV_OUT, is asserted at the falling edge trigger of TCLK. The programmable period of the control signal, DIV_OUT, is changed during the frequency frame of the sub-gate in the test window. All control signals, DIV_OUT, TEST_GATE, CLK, are applied to the AND operation to produce the gated clock, GCLK. The GCLK is inverted to produce the control signal, SOC. The SOC, applied to the ADC outside the FPGA chip, is used to start the conversion from analogue to digital for each sample. Signal bus, B2_SIN_O (7:0) , generated from the module ATPG, is another sinusoidal generator swept in the frequency with the phase shift 180-degree with clock GCLK2.
In the first frequency frame and in all testing modes of analog testing operation, the period of the sinusoidal waveform equals 640 µs (64 samples per single frequency cycle × 10 µs). Therefore, the highest frequency will be 1.5625 kHz. The choice of the minimum sample period (T s_min ) is 10 µs because the time of conversion of the used ADC of the presented design (t conv ) is 10 µs. This presented design is capable to work with higher-speed sinusoidal waveform when the time of conversion of the ADC is reduced. In addition, the use of lower bit-widths can assist in this issue. The implementing of the ATPG to produce high-resolution samples with good resemblance to the characteristics of the sinusoidal signal is required. Signal buses ASIG, ASIG_AC, and ASIG_RM in Figure 14 will be discussed next.
The analogue test response compactor (ATRC) section has one module ACCUM. In analogue circuits, the ATRC function is design to generate a digital signature based on accumulation weighting sums of the sample magnitude of the analogue output response. These samples are generated from the ADC, and the required digital signature is generated from ATRC by accumulating those samples. These samples are based on the analogue output response of the LPF and the applied signal generated from the ATPG. The main block diagram of the ATRC, illustrated in Figure 15 , is the analogue compaction scheme. According to Figure 14 , the accumulator accepts sample inputs by sample acquisition unit and the outputs of the register, to produce the sum of them. The sample inputs are processed every clock cycle during the test window to generate a digital signature (S t ). Another way to generate a digital signature is to divide S t by the number of those samples (N) to produce the quotient (Q t ) that is considered the digital signature. The controller section administers the compaction process to execute a number of iterations equals to the analogue output samples, N. The generated digital signature is a measure for the LPF validity for fault-free operation. The presented digital signature in this paper is considered the criteria in the LPF as the ACUT judgment.
Fig. 15. Main Block diagram of the ATRC.
The module ACCUM in Figure 13 receives the input control signals; Sample_IN(11:0), INTEST_SEL, CE, GCLK, CLR, EOC, Mode_12_8, TCLK, and TEST_GATE. Control signal INTEST_SEL is used to enable the sample accumulation either from the ADC or from the generated samples of the ATPG in the build-in self-test (BIST) mode. Control signal, CE, enables the operation of the ATRC. Clock GCLK is used to control the throughput of the samples into the 32-bit accumulator in the BIST mode, and to count the number of the samples during the analogue test window in the module ASIG_DIV, illustrated in Figure 14 . The sample inputs, Sample_IN (11:0) , is applied to the module, ACCUM. The width of the samples generated from the ADC is 12-bit (AD1674 -100 kSPS). The control signal Mode_12_8 is used to enable the sample accumulation either in 12-bit format or 8-bit format. The latched sample is asserted either at the falling edge trigger of the control signal EOC (end of conversion) from the ADC or at the falling edge trigger of the clock GCLK in the BIST mode. The output bus, ASIG_ACUM (31:0) at the end of the test gate window is considered the accumulation sum of the samples, S t . This bus is applied as divisor of the division operation to the division module, ASIG_DIV. The clock, GCLK, is used to count the number of the samples using 16-bit binary counter. The CLK_NUM(31:0) is the number of samples, N, and is used as dividend of the division operation. This division operation produces the quotient, ASIG(31:0), considered a digital signature, and ignores the remainder, ASIG_RM(31:0). All modules of the FPGA digital part are connected and the timing simulation of the complete design is achieved to verify the proper operation of the chip design before the implementation on the FPGA chip (Xilinx -X3S200FT256-4). Table 6 illustrates the generated sinusoidal frequencies from the analog test pattern generator section in the sweep frequency according to the TCLK and testing mode selection. These ranges of sinusoidal frequencies are suitable for the analogue circuits of biomedical applications. The device utilization summary report generated due to this implementation is presented in Table 7 . 
Experimental Results
In this section, the effect of the parametric fault of the component in the LPF as the ACUT, illustrated in Figure 8 , will be explored. In section 4, the relation between the generated digital signatures with respect to component variations of the ACUT, called the signature curve based on the simulation environment, was presented. This curve combines the effect of the A max and the BW of the LPF in one curve to illustrate the ACUT judgment. In this section, the measured signature curve is generated, based on the presented testing hardware implementation. A measured signature mainly depends on the LPF component values in
Paper: ASAT-16-010-CE 20 addition to the applied ATPG. Due to the variation of the surrounding environment and the tolerance in the ACUT components itself, this signature may vary within bounded limits. For multi-test sessions, the signature may differ each time but within a certain predicted boundaries. Table 8 illustrates the measured signature boundaries for the worst-case analysis of the LPF. In Table 8 , two way approaches to generate the measured digital signature are presented. The analogue compaction scheme in the practical ACUT is based on either the accumulation sum of the sample values (S t ), or the quotient (Q t ) of the dividing S t by the number of those samples (N). If a measured signature lies within the signature boundaries, it judged as a fault-free ACUT, otherwise it judged as a faulty one based on predefined hard faults in the LPF. Contrary to that of the signature of the digital CUT, it is a unique signature for all identical test sessions, and the signature is the residue of the dividing of the polynomial representing the bit stream of the test output response of the digital CUT by the primitive polynomial of the linear feedback shift register (LFSR) [1] .
The effect of hard faults in the filter performance is fully studied by component variations (one at a time) in the LPF. The measured signatures of component variations, including ±10%, ±20%, very low value and very high value are recorded, and then the measure signature curve for every component variation is plotted. The resistor variations are achieved from 1Ω (SC) to 10MΩ (OC), and the capacitor variation is achieve from 1 pF (very small value) to 1 mF (very large value). Figures 16 through 19 illustrate the measured signature curve for all resistors and capacitors of the LPF. In this paper, there are two different signature curves; derived from the accumulation sum and derived from the quotient. In the measured signature curve, the recorded number in the hexadecimal format is converted to decimal format to be plotted. The comparison between the normalized signature curve derived from PSpice circuit simulator in section 4 and the normalized measured signature curve presented in this section (S t ) is presented in Table 9 for each resistor variation and in Table 10 for each capacitor variation. The sweep sinusoidal frequency of the ATPG in the simulation environment is different from the presented in section. Therefore, small deviations of the normalized values in both Table 9 and Table 10 are presented. However, the measured signature curve for each component variation of the LPF was practically achieved the same behavior of the signature curve derived in the model version of the simulation environment. 
Conclusion
This paper presented the new testing approach of analogue circuits for detecting parametric faults based on the signature analysis. The proper ATPG that matches the frequency domain of the ACUT and the ATRC that generates a digital signature are presented. The ATPG generates the required stimulation for the ACUT (the LPF in this paper) in the frequency sweep manner. Control signals are used to synchronize the ATPG and ATRC for digital signature generation based on accumulation weighting sums of the sample magnitude of the analogue output response. The signature comparison is achieved based on signature boundaries, calculated from the worst-case analysis in PSpice circuit simulator for the ACUT judgment. In this paper, the presented testing approach enables the concept of the signature curve for each component of the ACUT. Based on this curve, the relation between digital signatures and component variations of the ACUT combines the effects of the band-width (BW) and the passband transmission (A max ) on the output response of the ACUT during component variations. The proper decision is taken based on the frequency swept manner of the input signal contrary to the previously published work that states that the suitable input signal type for the ACUT was the pulse waveform. In addition, the presented test controller enables the proper synchronizing of the analogue test cycle. The synchronization between the ATPG, and the ATRC is achieved in both the digital part or analogue part of the implemented testing approach. The digital part implementation is based on the FPGA implementation using the economical chip (Spartan3-200kgate), selected to efficiently perform required functions and suitable capacity to fit the design. Finally, the proposed test strategy in this paper guides us to produce the stand-alone portable ATE for parametric fault detection of analogue circuits based on the FPGA technology. 
